Title: Experimental and Theoretical Assessment of Through-Silicon Vias for 3D Integrated Microelectronic Packages When: Thursday, August 1, 2013 at 2:00 PM Where: MARC Building, Room 201